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Abstract: With the development of HVDC, MMC is seeking its application in onshore wind power integration. AC and DC faults 
are important issues for the wind power integration system, during which the wind generation system continuously provides 
wind power and the surplus power may cause overvoltage to sub-modules of MMC. This paper focuses on the energy 
dissipation during AC and DC faults for the overhead-line MMC-HVDC system integrating large scale wind power. A two-
terminal MMC-HVDC system with permanent magnet synchronous generator (PMSG) based wind farm is studied. Hybrid DC 
current breakers (DCCBs) are employed to interrupt DC fault current and the method based on measuring the rate of change 
of DC line voltage is adopted to trip DCCBs. Also a full-bridge sub-module based dynamic braking system is implemented at 
the DC link to absorb the surplus wind power in case of AC or DC faults in the HVDC grid. To ride-through AC and DC faults 
without blocking IGBTs, the control of hybrid DCCB and the system fault ride-through (FRT) strategies are properly designed. 
PSCAD/EMTDC simulations are shown to demonstrate theoretical analysis. 
 
1. Introduction 
Driven by the transition from conventional fossil energy 
towards a renewable and sustainable energy system, the 
wind power utilization has been acknowledged as one of the 
most promising approaches [1]-[3]. Till 2018, 591 GW wind 
power has been installed world widely including both 
onshore and offshore wind power [4]. Due to the 
intermittence and fluctuation characteristics of wind power, 
integration using the modular multilevel converter (MMC) 
based HVDC is recognized as an efficient scheme [5][6]. 
There are many commissioned MMC-HVDC based offshore 
wind farm integration projects, especially in Europe, e.g. the 
BorWin, DolWin, Helwin and SylWin projects[7]-[9].  
However, the offshore wind power integration only 
possesses about 9% of the global annual market [4]. For 
China, Brazil and some other countries, the onshore wind 
power integration accounts for a larger proportion. Different 
from the offshore wind integration system using submarine 
DC cables to transmit power, to integrate large-scale inland 
wind farms from remote areas to the load centre, the 
overhead lines based transmission is preferred.  
For the MMC-HVDC based onshore wind power 
integration system, once an AC fault happens at the grid side, 
the active power generated by the wind plants cannot be 
transmitted to the receiving grids, leading to the increase of 
DC link voltage[10]. The overvoltage will cause the 
breakdown of power electronic devices inside the converters. 
To reduce the injected wind power, coordination control 
strategies can be designed for the MMC at wind farm side. 
Reference [11] proposes a cascaded droop control to 
adaptively reduce the wind power during onshore AC faults. 
The cascaded droop control adopts the vdc-vac droop control 
for the wind farm side MMC (WFMMC) and the vac-P 
droop control for the wind farms, which speeds up the 
response time of the system control to AC faults, but all the 
MMCs are influenced during the fault. Reference [12] 
adopts a droop controller based on DC voltage variation to 
reduce the power injected into the multi-terminal DC 
(MTDC) grid by reducing the AC voltage at the integrating 
point. Although this measure can reduce the power injected 
into the HVDC system, the surplus wind power still needs to 
be dissipated. In direct drive permanent magnet synchronous 
generator (PMSG) based wind farm, using DC choppers to 
dissipate the surplus power results in increase of footprint 
and volume of wind power generators [13][14]. Thus, to 
ensure the safety of converters and DC grids, additional 
dynamic braking systems (DBS) as disclosed in [15] are 
proposed to absorb the surplus wind power.  
Moreover, the overhead lines are prone to DC faults. To 
tackle with the DC faults, high power DC circuit breakers 
(DCCBs) can be adopted to interrupt the DC fault current. 
Then, the output wind power will be injected into the sub-
modules of WFMMC and the metal oxide varistor (MOV) 
branch of DCCBs, endangering the safety operation of 
converters and electronic devices [16]. On the other hand, 
the surplus wind energy injected into the MOV branch 
imposes high requirements for the arrester, which leads to 
high construction cost of DCCBs [17].  
To address the above challenges, several kinds of DBS 
are proposed in [18][19] to dissipate the wind power during 
faults. Prior researches have been carried out on the 
installation location of DBS, which is at the onshore side to 
enable un-interrupted operation of the system during 
onshore AC faults [18][19]. Another method is to install 
DBS at the AC side of WFMMC, but the three-phase 
configuration requires much space. Installing DBS at the DC 
side of WFMMC, closer to the converter station than the DC 
reactor, such as the DC chopper configuration is a better 
choice, which has the simplest topology and least number of 
power semiconductors, but generates high di/dt and dv/dt 
during operation and is unable to match high voltage level. 
The DBS based on distributed resistors has low di/dt and 
dv/dt, but requires water cooling system [15]. In addition, 
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conventional energy dissipation devices adopting a series 
diode connected resistor scheme have high stress 
requirements on the switching device.  
This paper proposes a full-bridge based dynamic braking 
system (FB-DBS) cooperating with DCCBs to realize fault 
ride-through and energy dissipation of the MMC-HVDC 
based onshore wind power integration system. During DC 
faults, DCCBs are tripped in a few milliseconds and the FB-
DBS will be put into operation to dissipate the surplus 
power generated by the wind farm. During AC faults, the 
surplus power is absorbed by FB-DBS. 
This paper is organized as follows. Section II introduces 
the topology of the study system briefly. Section III analyses 
the operating principle, control strategy and parameter 
design of FB-DBS. Section IV proposes the control of 
hybrid DCCB and the fault ride through (FRT) strategies 
during AC and DC faults. In section V, the simulation 
results demonstrate the validity of the fault ride through 
scheme. Conclusions are drawn in section VI. 
2. System Configuration 
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Fig.1 shows the topology of a typical MMC-HVDC based 
wind power integration system. The wind farm plant is 
consisted of several PMSGs. Each PMSG is connected to a 
full-power converter, which is consisted of a generator side 
VSC (GS VSC) and an integration side VSC (IS VSC). The 
wind power is transmitted to the power grid through 300 
kilometres overhead lines. GSMMC and WFMMC adopt the 
half bridge MMC topology. In normal operation, the 
WFMMC is used to control AC voltage of the integration 
point and the GSMMC is used to control the DC voltage of 
HVDC link. 
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Fig.1. PMSG based inland WPP using MMC-HVDC integration 
To ride though DC faults, four high power DCCBs are 
installed at the terminals of overhead lines. These DCCBs 
adopt the hybrid DCCB topology disclosed in [17]. It is 
composed of a main branch, a commutation branch and an 
absorption branch [20]. The basic structure of each hybrid 
DCCB is shown in in Fig.2. 
To dissipate the surplus energy during AC and DC faults, 
an FB-DBS is proposed and installed at the DC terminal of 
WFMMC. 
In normal operation, the ultra-fast-disconnector (UFD) of 
hybrid DCCB is closed and the DC current flows through 
the load commutation switches (LCS) to GSMMC. The 
output voltage of the cascaded FB sub-module (FBSM) in 
FB-DBS is maintained at the rated DC voltage, preventing 
DC current from flowing to the energy dissipation resistor. 
When a DC fault is detected, the four DCCBs will be 
instantaneously tripped (within 3ms), forcing DC current to 
the commutation branch by opening the UFD switch. And 
then, the output voltage of cascaded FBSM in DBS is 
controlled to decrease to drive the energy dissipation resistor 
absorbing power. Once the fault is cleared, DCCBs will be 
reclosed and the DBS will automatically exit operating. 
Thus, the system recovers to normal operation. 
Under AC faults at the grid side, DCCBs will not operate, 
and only the DBS will be utilized to dissipate the surplus 
wind power. The control principle of DBS is similar to that 
during DC fault. Once the AC fault is eliminated, the DC 
voltage of the overhead line recovers to normal operation 
and the DBS automatically turns off. 
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Fig.2. Basic structure of hybrid DC circuit breaker 
3. Structure and Control Design of FB-DBS 
3.1. The configuration of FB-DBS 
The configuration of FB-DBS is shown in Fig.3. It is 
composed by serial connection of cascaded FBSMs, a 
lumped resistor r and a lumped capacitance Cfl. Vcf is the 
voltage produced by full-bridge sub-modules, IDBS is the 
current flowing through the arm and r, VCMi is the voltage of 
SMi capacitor which can be set as zero, +VCi or -VCi 
depending on the operating status of FBSM. The cascaded 
FBSM is used to control the terminal voltage and 
instantaneous power of the energy dissipation resistor by 
adjusting its output voltage to compensate part of the DC 
line voltage. The lumped resistor r is used to absorb surplus 
power during faults. Besides, the lumped capacitance Cfl is 
used to eliminate the harmonics generated by cascaded 
FBSM dynamic switching.  
During the operating process, the cascaded FBSM 
controls its output voltage to decline through a preset 
modulation wave, so that its di/dt and dv/dt can be restricted. 
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Fig.3. The structure diagram of FB-DBS 
3.2. The operation principle of cascaded FBSM 
In normal operation, the sum output voltage of cascaded 
FBSM (Vcf) is controlled equally to the rated DC voltage 
(Vdcn) to ensure the system power is not absorbed by FB-
DBS.  
When DC faults happen, the fault line is firstly isolated by 
DCCBs within 3ms. With the feeding power of wind farm 
plants, the discharge of WFMMC is not obvious. Then, the 
DC current and power can be forced into the FB-DBS by 
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reducing Vcf. As Vcf is determined by states of the fully 
controlled IGBTs, the power dissipated on r can be 
controlled by proper operation strategies of the cascaded 
FBSM. Due to the unidirectional DC current, to avoid 
continually charging of FBSMs, Vcf should maintain a 
negative value for a period. Under a reasonable control 
strategy, each of the FBSMs can maintain energy balance 
during a control cycle T. Considering the voltage balance 
among the sub-modules during the fault, the control cycle T 
generally adopts a medium frequency (MF) cycle signal 
(300~500Hz) to meet the requirements of frequent insertion 
of FBSMs. 
When AC faults happen at grid side, DCCBs maintain 
closed and the unbalanced power causes rise of DC voltage. 
It will further cause the overvoltage of sub-module 
capacitors. In this period, FB-DBS is utilized to absorb the 
unbalanced power to protect MMCs. Its output voltage 
control principle during AC faults is the same as that during 
DC faults. 
According to the above analysis, several feasible 
modulation strategies to generate the reference voltage of 
the cascaded FBSM in this paper are shown in Fig.4. To 
simplify the calculation and equation derivation, the 
symmetrical isosceles trapezoidal wave modulation is 
adopted as shown in Fig.4 (c). 
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Fig.4. Available modulation waves for the cascaded FBSM 
The output voltage of the cascaded FBSM changes 
periodically between Vdcn and V0. To describe the internal 
and external characteristics of the cascaded FBSM in 
different stages, its output voltage, instantaneous power and 
energy in period T are shown in Fig.5. 
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Fig.5. The voltage, power and energy of the cascaded FBSM in a 
period T 
According to the voltage change of Vcf, one cycle can be 
divided into four stages. At the beginning of the first period 
[t0, t1], Vcf=Vdcn and then Vcf is linearly decreased to V0, 
forcing DC current to flow through the FB-DBS branch, 
where V0 is a negative value to ensure that the energy 
absorbed by the cascaded FBSM during [t0, t1] can be 
released by negatively inputting FBSMs in the next stage. In 
the next stage [t1, t2], the cascaded FBSMs generate V0 to 
release energy into the dissipation resistor r so that the Ecf 
can be controlled zero in one cycle. Then, Vcf  ascends to 
Vdcn in stage [t2, t3], where t3 is the end time of voltage 
control in one cycle. Thus, the working state of FB-DBS can 
be changed by controlling t3. When the system is in normal 
operation, t3=0; when the system is under faults, t3 is rapidly 
increased to T. Besides, tm1 and tm2 are the instantaneous 
moment where the voltage of cascaded FBSMs crosses 0, 
corresponding to the maximum and minimum energy 
moments of the cascaded FBSM respectively. 
From the above analysis, the voltage of the cascaded 
FBSMs can be derived 
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Under ideal conditions, the DC terminal voltage of the 
WFMMC is the rated DC voltage. The DC current flowing 
through the DBS can be derived 
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To maintain energy balance in the cascaded FBSMs, the 
energy storage should equal to zero in one cycle, which can 
be obtained 
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In the isosceles trapezoid modulation of arm voltage, it 
can be derived 
 2 3 1t t t    (4) 
Substituting (4) into equation (3), it can be derived 
 0 31
0
3
4 dcn
V t
t
V V


  (5) 
According to Fig.5, t2>t1. Substitute it into equation (5): 
 0
1
- 0
2
dcnV V    (6) 
In condition of Vdcn=640kV, the inner relationship 
between t1, V0 and t3 is shown in Fig.6. 
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Fig.6. The inner relationship between t1, V0 and t3 
Defining duty cycle Dcy as t3/T, the trapezoidal wave of 
the cascaded FBSM output voltage signal can be realized by 
the algorithm of Fig.7.  
First, the specific moment of t1, t2, and t3 are determined 
according to the four input signals Dcy, T, V0, and Vdcn. If 
Dcy>0, calculate the output voltage of the cascaded FBSM 
according to the segmentation function(1). Otherwise, the 
output voltage directly outputs the rated DC voltage Vdcn. 
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Fig.7. Modulation algorithm of the trapezoidal wave generator  
3.3. The control strategy of FB-DBS 
According to the procedure of aforementioned isosceles 
trapezoidal wave modulation, the operating state of FB-DBS 
depends on the Dcy. The model is based on the assumption 
that each sub-module capacitor voltage is well balanced by 
the voltage balancing algorithm. The discrete switching 
process is considered to be continuous. Thus, the DBS can 
be equivalent to RC series circuit. According to Kirchhoff’s 
voltage law, 
 cfFB
cf dc
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dVC
r V V
N dt
    (7) 
Substituting equations (4)(5) and Dcy=t3/T into (1) can 
obtain  
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 (8) 
Combining equations (7) and (8), it can be seen that Vdc is 
directly affected by Dcy. Thus, Dcy can be derived through 
the proportional-integral (PI) regulator by detecting the 
changes of Vdc. 
 1 1( ) ( )cy i dcpu dc_lim p dcpu dc_limD = K V -V dt + K V -V   (9) 
In normal operation, the DC voltage is controlled around 
the rated value and the duty cycle generator finally outputs 0 
after passing through the limiter. When the DC line voltage 
rises, Vdcpu_DBS will exceed the threshold Vdc_lim(1.05pu). The 
deviation is sent to a PI controller to generate Dcy, which is 
limited in the range of 0-1. 
Under the trapezoidal modulation mode, FBSMs are 
periodically charged and discharged, so there is a deviation 
between each Vci and the rated value Vcn, which affects the 
cascaded FBSM output voltage Vcf. According to the 
structure of cascaded FBSM, there is: 
 
cf ci
dV d V
dt dt


  (10) 
Define the Vc_avg as the average capacitance voltage of the 
cascaded FBSMs, as shown below. 
 _
ci
c avg
cf cn
V
V
N V


  (11) 
where Ncf is the number of the cascaded FBSMs. Thus, 
combining equation(7), (10) and (11) can obtain 
 
_c avg
FB cn cf dc
dV
rC V V V
dt
    (12) 
When the trapezoidal wave generator starts to operate 
according to the signal Dcy, the system power is rebalanced. 
In a given operating state, the small signal equation can be 
obtained from (12): 
 
_
0
c avg
FB cn cf
d V
rC V V
dt

     (13) 
Thus, an average capacitor voltage control is utilized to 
suppress the deviation of the cascaded FBSM output voltage: 
 i2 _ p2 _( 1) ( 1)cf c avg c avgV = K V - dt + K V -    (14) 
In Fig.8, the deviation between 1 and Vc_avg is fed into a 
PI controller to generate the offset voltage. By adding a 
negative compensation at Vcf_ref (under the situation that cell 
capacitor voltages are higher than reference), the number of 
negatively inserting SMs can be increased, which will make 
the cell capacitor voltages reduce, and vice versa. The final 
reference voltage of full-bridge arm, Vdemand_ref, uses nearest 
level modulation (NLM) and cell capacitor voltage 
balancing control to generate switching pulse and the arm 
outputs the desired Varm. 
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Fig.8. The control strategy of FB-DBS. 
3.4. The parameter design of the FB-DBS 
As for the parameter design of the FB-DBS, the number 
of cascaded sub-modules Ncf, the cell capacitance CFB and 
the energy dissipation resistance r are important factors. 
These values determine the cost, cell voltage ripple and 
allowable current and voltage of FB-DBS. 
Ncf is determined by the rated DC voltage of HVDC 
system Vdcn and the rated voltage of semiconductors Vcn in 
the FBSM. It can be calculated as: 
 /cf dcn cnN V V   (15) 
As CFB directly affects the capacitor voltage fluctuation 
and construction cost of FB-DBS, it is essential to select the 
proper capacitance. The SM capacitance voltage ripple can 
be derived from the maximum energy fluctuation of the 
cascaded FBSM, which is corresponding to the ΔE in Fig.5. 
The maximum and minimum energy of the cascaded 
FBSM are 
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where 
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The maximum energy fluctuation of FBSM can be then 
calculated as: 
 2 2 2 2FB
1
[ (1 ) (1 ) ]
2
c c cE C V V        (18) 
Thanks to the sub-module sorting and voltage 
equalization algorithm, the capacitance voltage fluctuation 
of each FBSM is considered to be approximately the same, 
and the relationship between the capacitor voltage and the 
energy of the cascaded FBSM is obtained as: 
 max min
c
cf
E E
E
N

    (19) 
Considering the most serious case where the duty cycle 
Dcy=1, substitute equation (5), (16)-(18) into equation (19): 
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In equation(20), all parameters have been obtained except 
ε and r. The design of r is analyzed below. 
According to (1) and(2), the voltage, power and energy of 
r in a period T can be depicted as shown in Fig.9. Voltage 
drop on r can be described as Vr = Vdcn–Vcf , which rises 
from zero to Vdcn–V0 in [0, t1]. In [t1, t2], Vr maintains Vdcn-V0. 
From t2, Vr descends to zero and r completes the power 
dissipation process at t3. 
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Fig.9. The voltage, power and energy of dissipation resistor r in a 
period T 
When Dcy=0, Vcf always equals Vdc and Vr equals zero, i.e. 
there is no power dissipated on r; When Dcy=1, all the wind 
power is consumed by r; When 0<Dcy<1, FB-DBS dissipates 
part of wind power. The energy absorbed by r is calculated 
as: 
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And equation (22) can be obtained by substituting 
equation (5) into equation (21): 
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Therefore, the absorbing power of r can be depicted as 
 
2
0
0
( )
=
4
dcn dcn
r
dcn
V V V
P
r V V



  (23) 
The value of r can be designed as: 
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where Pdcn is the rated DC power. 
Substituting equation (24) into equation (20) and 
considering the constraint of sub-module capacitor voltage 
ripple ε, the appropriate sub-module capacitance value can 
be obtained. 
Due to the large harmonics of the wind farm and MMC 
feeding current to the FB-DBS during DC fault, the DBS 
needs to install a DC filter Cfl to avoid harmonic disturbance 
and the potential controller disorder. The stored energy in Cfl 
during a charge and discharge cycle is: 
 
2 2
max min  0.5 ( )fl dcnC V V P T     (25) 
Simplifying equation (25), Cfl is determined as: 
 
22
dcn
fl
dcn
P T
C
V

   (26) 
In summary, once the parameters T, Pdc, Vdc, Vci, V0 and ε 
are known, all components of the FB-DBS can be 
determined. The FB-DBS can automatically dissipate 
transient wind energy during AC and DC faults, and its 
operation does not depend on the communication system as 
only local detection signals are needed. Moreover, the 
smoothly controlled di/dt and dv/dt bring a lower EMI to 
surroundings. 
4. Control of Hybrid DCCB and The System FRT 
Strategy 
4.1. Control of hybrid DCCB 
Equivalent modeling of the hybrid DCCB depicted in 
Fig.2 is shown in Fig.10. The main branch is implemented 
by a fast mechanical dis-connector S1 with a 2ms break 
delay and a LCS. It allows residual current Ires with a typical 
value of 0.01kA. The commutation branch is equivalent by 
IGBTs and anti-parallel diodes. The absorption branch 
adopts the MOV model provided by PSCAD.  
1/(1+sTd)
Vdc
1/Td
dVdc/dt S/H
in out
hold
Kord|X1||X1|>|X2|
|X2|
dV/dt_lim
the rate of change of voltage (ROCOV) measurement 
S1s
T1
MOV
iarr
T2,RT2itra
imec
S1
idc Ldc
T1,RT1Tmec,Ires
T2
imec＞Ires
OR
AND
OR
AND  Delay Tmec
Kord
 
Fig.10. Control logic of hybrid DCCB 
Denote Kord as the upper level command signal sent into 
DCCB. Kord=1 represents that the DCCB is turned on, while 
Kord=0 indicates that the DCCB is turned off. To detect DC 
faults, a travelling wave measuring method based on line 
side DC voltage change rate [21] is used in this paper, as the 
dashed frame shows in Fig.10. When dVdc/dt is large than 
the setting threshold dV/dt_lim, the system judges an 
occurrence of DC fault and DCCB can be tripped 
immediately. 
In the normal operation (Kord=1), S1 is closed after Tmec 
(with a typical value of 2ms) delay and then T1 and T2 are 
conductive. Since the on-state resistance of T1 branch is far 
lower than T2 branch, almost entire idc passes through T1 
path, which guarantees the low loss of DCCB. 
When Kord=0, T1 is firstly turned off, then imec starts to 
decrease while itra increases. As imec drops below Ires, S1 is 
completely opened after 2ms delay. Then T2 is turned off 
and the current is forced to flow into the MOV arrester 
branch. At last, iarr decreases to zero and DCCB 
accomplishes opening procedure. When Kord=1, T2 is firstly 
turned on. Then S1 and T1 are closed successively. 
According to the analysis above, the control logic can be 
describe as shown in equations (27)-(29): 
 1 1 ΑΝD ord sT K S   (27) 
 2 1 OR ord sT K S   (28) 
   1 2 OR  AND ord mec resS K i > I T   (29) 
where S1S denotes the state of S1. 
4.2. AC and DC FRT strategies of the wind power 
integration system 
When AC faults happen at grid side, the DC fault current 
is lower than the rated value and the DC voltage rise caused 
by unbalanced power will not trigger DCCBs, so that 
DCCBs will not trip. If DC faults happen, the DCCBs 
should be quickly tripped to isolate the fault line and then 
FB-DBS activates to absorb surplus wind power. During the 
opening state of DCCBs, the WFMMC remains operating 
and supporting the AC voltage of the PCC. Overall, the AC 
and DC faults ride-through strategies of the wind power 
integration system are shown in Fig.11. 
DC 
fault
AC 
fault
DC CB 
Trip
No action
FB-DBS 
Operate
dVdcpu
Vdcpu
Operate
3ms
18ms
Fault
Cleared
System
Recovery
DC CB
reclose 
200ms
Fig.11. AC and DC FRT strategies of the wind power integration 
system 
Assuming an AC fault occurs at the valve side of 
GSMMC, as the wind power is continuously transmitted to 
HVDC link, the unbalanced power of GSMMC brings about 
rise of DC voltage. When the DC voltage exceeds the 
threshold of 1.05pu, FB-DBS switches on to absorb the 
wind power. The dissipation resistor r should be able to 
tolerate the maximum voltage during faults. Considering 
that the overvoltage of HVDC line is in the range of 1.2pu, 
the maximum withstands voltage of r should be no less than, 
 
0
1.2rmax dcnV V V     (30) 
After the fault is eliminated, FB-DBS gradually reduces 
its absorbing power and then the system recovers power 
transmission. 
In case of a DC fault, DCCBs will be immediately tripped 
(within 3ms) as the dVdc/dt exceeds the setting threshold 
modulus dV/dt_lim, and then the power transmission only 
exists between wind power plants and WFMMC. Once the 
FB-DBS switches on, most of the wind energy is absorbed 
by FB-DBS. Assuming the DC fault is non-permanent, after 
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the fault current is isolated, DCCBs will reclose after 
deionization time, typically 200ms, and the system recovers 
to normal operation quickly. 
5. Simulation Verification 
5.1. Parameters of the simulated system 
The system of 
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Fig.1 is built on PSCAD/EMTDC. According to equations 
(20), (24) and (26), parameters of the simulated system 
including CFB, Cfl, and r are listed in Tab.1. The constants 
and thresholds in the system are shown in Tab.2. 
Tab.1.  System parameters 
parameters value 
MMC rated power (MVA) 1000 
Rated wind power (MVA) 1000 
Rated DC voltage (kV) ±320 
AC output voltage of wind farm (kV) 230 
The length of overhead line (km) 300 
DC reactor Ldc (mH) 130 
SM capacitance of MMC (μF) 4888 
Number of SMs per arm of MMC 200 
Number of FB SMs in DBS 160 
SM capacitance of FB-DBS (μF) 4000 
Lumped capacitance of FB-DBS (μF) 50 
The dissipation resistor r (Ω) 327 
FBSM capacitor voltage ripple ε 0.05 
 
Tab.2.  Constants and thresholds of the system 
parameters value parameters value 
Iam(kA) 2.315 dV/dt_lim 500 
Ipam(kA) 1.67 V0(kV) -128 
Vrmax(pu) 1.4 T(s) 0.002 
 
5.2. System response to AC fault 
 
A temporary three-phase AC fault lasting 0.1s is applied 
at F1 at 1.2s, as shown in 
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Fig.1 of GSMMC. Fig.12 and Fig.13 show the system 
response to AC fault.  
Fig.12 (a)-(d) respectively shows the AC side voltage of 
GSMMC, DC voltage at GSMMC, DC voltage at WFMMC, 
and DC power of GSMMC. Fig.12 (a) shows that AC side 
voltage of GSMMC will decrease to 0.1pu at 1.2s (due to 
the 0.01Ω fault transition resistance) and will restore to 
1.0pu at 1.3s. The DC power delivered to the grid side from 
GSMMC reduces because of the AC fault, as shown in 
Fig.12 (b). The unbalanced power causes the rise of DC 
voltage at WFMMC and GSMMC, as shown in Fig.12(c). 
Due to existence for DC reactors and overhead lines, there is 
a DC voltage gap between GSMMC and WFMMC. Fig.12 
(d) shows the AC voltage of the integration point is 
controlled to be stable. When the DC voltage at DBS 
exceeds 1.05pu, DBS is automatically activated to dissipate 
the surplus wind power to limit the rise of DC voltage. DC 
voltage and DC power are restored to pre-fault value and 
DBS quits operation after distinguish of AC fault. 
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(b) DC power delivered to the grid side from GSMMC 
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(c) DC voltages of GSMMC and WFMMC 
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(d) AC voltage of WFMMC 
Fig.12. Simulation waveforms of GSMMC and WFMMC under the 
AC fault 
Fig.13(a)-(d) respectively shows the duty cycle, the 
voltages of the cascaded FBSM and the lumped resistor, SM 
voltages of the FBSMs and the power dissipated by the 
lumped resistor. Operation of the DBS is in accordance with 
the analysis of section 3. When the AC three-phase fault 
occurs, the duty cycle will increase to 1 after DC voltage 
exceeds 1.05pu, as shown in Fig.13 (a). The voltage of 
cascaded FBSMs and the voltage across dissipation resistor 
r are presented as trapezoidal in Fig.13 (b). Cell capacitor 
voltages can be balanced around the ripple of 5%, as shown 
in Fig.13 (c). During the fault, the surplus wind power can 
be totally absorbed by DBS as shown in Fig.13 (d). After the 
fault clearance, duty cycle and wind power absorbed by 
DBS decrease down to zero, and cell capacitor voltages go 
back to 1.0pu finally. 
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 (d) Wind power absorbed by DBS 
Fig.13. Simulation waveforms of DBS under the AC fault 
 
5.3. System response to DC fault 
 
In 
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Fig.1, a pole-to-pole DC fault is set at F2. The fault 
occurrence time is 1.2s, and its duration is 0.1s. DCCBs are 
tripped after detecting the DC fault and wait for 200ms to 
reclose.  
Fig.14 (a) shows that DC line voltage of DCCB GP and 
DCCB GN drops to zero and reverse polarity because of the 
overhead line flashover discharge. And then it oscillates at 
high frequency because the overhead line has a low value of 
capacitance to earth. Fig.14 (b) shows that the DC voltage of 
GSMMC drops to 0.78pu at 2.5ms after the fault occurred. 
When DCCBs have tripped, the rapid attenuation of DC 
current brings a spike in DC voltage. Then, the DC voltage 
can maintain 1.0pu after DCCBs break off completely and 
will restore to around 1.0pu at 1.8s after DCCBs reclose. 
Fig.14 (c) shows the active power of GSMMC decreases to 
zero after turning off of DCCBs. Fig.14 (d) shows the peak 
value of DC current of the overhead line is 2.6pu. The DC 
current decreases to zero after DCCBs are tripped and 
recovers to rated value after reclosure of DCCBs. 
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Fig.14. Simulation waveforms of the GSMMC and HVDC link 
under the DC fault 
 
Fig.15 shows the response of WFMMC during pole-to-
pole DC fault and reclosing period. Fig.15 (a) shows that the 
DC voltage of WFMMC firstly reduces to 0.87pu and after 
isolation of DC fault current, it rises to 1.2pu because of the 
surplus wind power from PMSG wind power plants. 
Meanwhile, DBS is put into operation to dissipate wind 
power and then the DC voltage declines and fluctuates 
around 1.05pu. After reclosing at 1.4s, it recovers to normal 
value gradually. Fig.15 (b) shows that arm current increases 
to 1.58pu of rated peak value because of the increase DC 
component. The peak value of arm current remains within 
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twice times of the rated value, which guarantees the un-
interrupted operation of WFMMC. Fig.15 (c) shows the 
received wind power of WFMMC. Fig.15 (d) shows that the 
AC current of phase A stays unchanged because WFMMC 
still can control its AC side current at an unblocking status. 
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Fig.15. Simulation waveforms of WFMMC under the DC fault 
 
Fig.16 shows the response of DBS and DCCB during DC 
fault at F2. Fig.16 (a) shows that the duty cycle increases 
after DCCBs are tripped and DBS begins to absorb the 
surplus wind power. Voltage of the cascaded FBSMs and 
voltage across the dissipation resistor are both trapezoidal as 
shown in Fig.16 (b). Cell capacitor voltages are controlled 
around the ripple of 5% as shown in Fig.16 (c). After 
reclosure of DCCBs, the duty cycle decreased to zero, and 
cell capacitor voltages recover to 1.0pu gradually. The 
energy absorbed by MOV in Fig.16 (d) is no more than 
7.1MJ. 
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(d) Energy absorbed by the MOV of DCCB 
Fig.16. Simulation waveforms of DBS and DCCB under the DC 
fault 
6. Conclusion 
In this paper, an energy dissipation device, FB-DBS, is 
designed to absorb the surplus wind power during AC and 
DC fault in MMC-HVDC wind power integration system. 
Based on the analysis of the operating principle of FB-DBS, 
comprehensive control strategies and parameter design of 
the FB-DBS are proposed. The FB-DBS can operate without 
communication system for only local detection signals are in 
need, and the smoothly controlled di/dt and dv/dt bring a 
lower EMI to surroundings. A travelling wave method based 
on measuring the rate of change of line side DC voltage is 
adopted to trip hybrid DCCBs to interrupt DC fault current 
rapidly and correctly. Besides, the control of hybrid DCCB 
and the system FRT strategies during AC and DC faults are 
proposed. The simulation shows that FB-DBS can suppress 
the peak arm current within 1.5pu under the DC fault and 
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maintain the DC link voltage in the range of 1.2pu under AC 
fault. 
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